Managing intrinsic mechanical stress is vital to achieve high performance and robust reliability in advanced CMOS technologies. Process induced strain effect dominates as device dimension shrinks. For example, STI induced strain in the channel region can markedly impact the drive current of both NMOS and PMOS devices. Many papers have reported on the stress of nitride liner, which is traditionally used as a contact etch stop layer, and its impact on device performance. However, very few studies have dealt with the stress of LDD spacers and its effect on transistor characteristics. In this report high performance 60nm devices are integrated into a 130nm baseline logic.
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Abstract:
Managing intrinsic mechanical stress is vital to achieve high performance and robust reliability in advanced Devices are fabricated on 300nm (100) silicon substrate. Figure 1 shows the cross-section of a 60nm
MOSFET. Shallow trench isolation and well profiles are similar to those used in the baseline logic. 193nm
lithography combined with optical proximity correction (OPC) are adopted to improve the resolution and process window. Gate dielectric is scaled to 1.6nm EOT to improve the device drive current and required overdrive capability.
Nitridation of the Gox growth process is optimized to 
